Introduction
Prior to the availability of Recently, however, the SLAC crate controller has been modified to provide independent outputs of the module L signals on the rear panel, as in the Type A Controller. This provides the capability of more sophisticated identification of the interrupt source. In particular, for a high rate, high volume interrupt system an interrupt priority encoding module is being built which encodes module interrupts into an 8-bit physical location code (3 bits for crate, 5 bits for module number) on a straightforward priority scheme, with crate number having the higher priority. The module also contains a 23-bit LAM mask register which permits rapid parallel control of interrupt activity. No Figure 1 indicates that the basic components of the crate controller are line drivers, the crate number comparison logic, and the N line decoder. Note that in general all Dataway signals are directly repeated on the branch, including S1 and S2. The timing of S1 and S2 is generated in the branch driver or interface based on speed requirements, cable lengths, etc. In fact, in one application this crate controller has been used over a 1000-foot twisted pair cable with a complete cycle of about 10 tsec.
Signals Z, C, and I appear on the branch and are common to all modules in the system. Separate inputs for clear (C) and gate (I) are provided on the front of the crate controller, which are switch-selected for independent clearing or gating if desired.
A special feature of the crate controller is that CR(7) addresses all crates, and N(31) addresses all modules in a crate.
Modifications to the unit since its inception are (1) addition of the X line; (2) routing of the 23 L lines to a rear connector for use in a separate LAM handling unit (an input to the branch L is provided on this same connector); (3) change of the branch connector due to reliability and availability problems.
A complete circuit diagram is shown in Figure 2 . The unit contains 41 IC's on two boards. All signals are received from the branch in SP380A high impedance, high threshold receivers. All branch outputs are driven by MC858 or equivalent drivers capable of sinking at least 50 mA. Pullups at one end, usually in the branch driver or Somewhere during the interrupt service routine the module LAM status flip-flop will be reset. This will reset the L signal in the SLAC branch, unless other interrupts are pending. If the L line indicates that an L request still exists in the system, then the response line is triggered again, the latches are loaded, and a new priority interrupt code is generated. In this manner the computer reads, and services, the highest priority interrupt that is currently active. As discussed previously, the actual priorities can be modified by reloading the mask register within the interrupt service routine.
In those cases where a separate input register is not available on the computer the priority encoded location can be read in a normal CAMAC operation using N(i) F(1 ) A(0) addressed to any crate in the system. This is possible since the interrupt link carrying the priority encoded information 519 connects all of the priority modules in the system. A further feature is that the priority encoded information in a particular crate can be read using N(i) F(1), A(1).
It is significant to point out that if the encoded information on the interrupt link is not read directly in a separate computer register, then in reality it is not necessary to transmit the 8-bit code along the interrupt link. Performing a read CR(7) N(i) F(l) A(O) addressed to all crates will read the highest priority module L in the system. It is, however, necessary to connect the response line and the crate priority line between the priority encoding modules. At the present time a separate cable is required for this connection since extra wires in the SLAC branch were not available.
Conclusion
This paper describes a simple, versatile crate controller which has been in use at SLAC for several years in many different CAMAC systems. A recent modification makes possible an accompanying priority encoding module which provides rapid identification of an interrupting module in a branch. For the highest speed the encoded information is sent along a separate interrupt link, but it is also possible to read the same information using a CAMAC operation.
It is hoped that this development will inspire similar thoughts on LAM handling in the standard branch.
